読み込み中...
供給について
本製品はメーカーへの取り寄せ品で、メーカーで新たに製造された製品をメーカー純正の梱包でお届けします。
納期の目安は通常20～40週間ですが、供給が不足している一部の型番では、さらに長くなる場合があります。
納期はメーカーの生産計画に左右されるため、正確な予測は困難です。当社では継続的に状況を確認し、納期の短縮に向けて最大限努めます。
AD9751ASTZRL Analog Devices Digital to Analog Converters (DACs) - 1 Reel (2000 pcs)
| データシート | AD9751ASTZRL Analog Devices Digital to Analog Converters (DACs) - 1 Reel (2000 pcs) |
| Manufacturer | Analog Devices |
| Model | AD9751ASTZRL |
| Category | Digital to Analog Converters (DACs) |
| Sales Unit | 1 Reel |
| Pack Qty (pcs) | 2000 |
| MOQ (pcs) | 2000 |
| Order Multiple (pcs) | 2000 |
| Device Package | 48-Lead LQFP (7mm x 7mm) |
| Packing Type | Reel |
| Pin / terminal count | 48 pins / terminals |
| Nominal package body width | 7 mm |
| Nominal package body length | 7 mm |
| Resolution | 10 bits one 10-bit DAC core with two multiplexed digital input ports related 12-/14-bit family members are excluded |
| Channels | 1 |
| Channel Configuration | Dual multiplexed digital input ports complementary current outputs |
| Rated maximum DAC output update rate | 300 MSPS Guaranteed maximum-rate capability not a minimum operating update rate TMIN to TMAX AVDD = DVDD = CLKVDD = 3.3 V, PLLVDD = 0 V, IOUTFS = 20 mA, differential transformer-coupled output, 50 Ω doubly terminated This is DAC output rate, not per-port input rate |
| Spurious-Free Dynamic Range (SFDR) | Excellent SFDR and IMD Performance SFDR to Nyquist @ 25 MHz Output: 64 dB |
| Clock Features | Internal Clock Doubling PLL Differential or Single-Ended Clock Input |
| Reference | On-Chip 1.2 V Reference |
| Input Voltage Range | Single 3.3 V Supply Operation |
| Power Dissipation | 155 mW @ 3.3 V |
AD9751ASTZRL Analog Devices Digital to Analog Converters (DACs) - 1 Reel (2000 pcs)
| 総重量 | 1.643 |
|---|